HEF4541B
Abstract: HEF4541BP 10Vd-D HEF4541BT hef4541 400VDD
Text: HEF4541B Programmable timer Rev. 4 — 25 June 2012 Product data sheet 1. General description The HEF4541B is a programmable timer which consists of a 16-stage binary counter, an integrated oscillator to be used with external timing components, an automatic power-on
|
Original
|
PDF
|
HEF4541B
HEF4541B
16-stage
HEF4541BP
10Vd-D
HEF4541BT
hef4541
400VDD
|
74hc733
Abstract: 74HC73 74HC73N 74HC73D 74HC73DB 74HC73PW JESD22-A114E SSOP14 SSOP14 package
Text: 74HC73 Dual JK flip-flop with reset; negative-edge trigger Rev. 04 — 19 March 2008 Product data sheet 1. General description The 74HC73 is a high-speed Si-gate CMOS device that complies with JEDEC standard no. 7A. It is pin compatible with Low-power Schottky TTL LSTTL .
|
Original
|
PDF
|
74HC73
74HC73
74hc733
74HC73N
74HC73D
74HC73DB
74HC73PW
JESD22-A114E
SSOP14
SSOP14 package
|
21A1
Abstract: 74LV125DB 74HC125 74HCT125 74LV125 74LV125D 74LV125N 74LV125PW JESD22-A114E
Text: 74LV125 Quad buffer/line driver; 3-state Rev. 03 — 7 April 2009 Product data sheet 1. General description The 74LV125 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC125 and 74HCT125. The 74LV125 provides four non-inverting buffer/line drivers with 3-state outputs. The
|
Original
|
PDF
|
74LV125
74LV125
74HC125
74HCT125.
21A1
74LV125DB
74HCT125
74LV125D
74LV125N
74LV125PW
JESD22-A114E
|
HEF4001BP
Abstract: datasheet of HEF4001BP HEF4001* OR HEF4001BT HEF4001B JESD22-A114E MO-001
Text: HEF4001B Quad 2-input NOR gate Rev. 05 — 27 March 2008 Product data sheet 1. General description The HEF4001B is a quad 2-input NOR gate. The outputs are fully buffered for the highest noise immunity and pattern insensitivity to output impedance. It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS
|
Original
|
PDF
|
HEF4001B
HEF4001B
HEF4001BP
datasheet of HEF4001BP
HEF4001* OR
HEF4001BT
JESD22-A114E
MO-001
|
74HC27
Abstract: dhvqfn14 74HC27N 74HC27BQ 74HC27D 74HC27DB 74HC27PW 74HCT27 JESD22-A114E HCT273
Text: 74HC27; 74HCT27 Triple 3-input NOR gate Rev. 03 — 7 January 2008 Product data sheet 1. General description The 74HC27; 74HCT27 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL LSTTL . The 74HC27; 74HCT27 provides the 3-input NOR function.
|
Original
|
PDF
|
74HC27;
74HCT27
74HCT27
JESD22-A114E
JESD22-A115-A
74HC27N
DIP14
74HC27
dhvqfn14
74HC27N
74HC27BQ
74HC27D
74HC27DB
74HC27PW
HCT273
|
dhvqfn14
Abstract: 74HC32 74HCT32 74LV32 74LV32D 74LV32DB 74LV32N 74LV32PW JESD22-A114E
Text: 74LV32 Quad 2-input OR gate Rev. 03 — 9 November 2007 Product data sheet 1. General description The 74LV32 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC32 and 74HCT32. The 74LV32 provides a quad 2-input OR function. 2. Features
|
Original
|
PDF
|
74LV32
74LV32
74HC32
74HCT32.
JESD22-A114E
JESD22-A115-A
dhvqfn14
74HCT32
74LV32D
74LV32DB
74LV32N
74LV32PW
|
HEF4081BP
Abstract: HEF4081BT HEF4081B MO-001
Text: HEF4081B Quad 2-input AND gate Rev. 05 — 29 June 2009 Product data sheet 1. General description The HEF4081B is a quad 2-input AND gate. The outputs are fully buffered for highest noise immunity and pattern insensitivity to output impedance variations. It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS
|
Original
|
PDF
|
HEF4081B
HEF4081B
HEF4081BP
HEF4081BT
MO-001
|
HEF4071B
Abstract: HEF4071BP HEF4071BT MO-001
Text: HEF4071B Quad 2-input OR gate Rev. 05 — 28 July 2009 Product data sheet 1. General description The HEF4071B is a quad 2-input OR gate. The outputs are fully buffered for highest noise immunity and pattern insensitivity to output impedance variations. It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS
|
Original
|
PDF
|
HEF4071B
HEF4071B
HEF4071BP
HEF4071BT
MO-001
|
74HC164N PIN DIAGRAM
Abstract: 74hc164n 74HCT164 application note 74HC164 74HCT164 74HCT164BQ 74HC164D 74HC164DB 74HCT164D 74HCT164DB
Text: 74HC164; 74HCT164 8-bit serial-in, parallel-out shift register Rev. 5 — 25 November 2010 Product data sheet 1. General description The 74HC164; 74HCT164 are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL LSTTL . They are specified in compliance with JEDEC
|
Original
|
PDF
|
74HC164;
74HCT164
74HCT164
HCT164
74HC164N PIN DIAGRAM
74hc164n
74HCT164 application note
74HC164
74HCT164BQ
74HC164D
74HC164DB
74HCT164D
74HCT164DB
|
HEF40106BP
Abstract: HEF40106B HEF40106BT HEF40106 MO-001
Text: HEF40106B Hex inverting Schmitt trigger Rev. 4 — 15 November 2010 Product data sheet 1. General description The HEF40106B provides six inverting buffers. Each input has a Schmitt trigger circuit. The inverting buffer switches at different points for positive-going and negative-going
|
Original
|
PDF
|
HEF40106B
HEF40106B
HEF40106BP
HEF40106BT
HEF40106
MO-001
|
74HCU04
Abstract: 74HCu04 oscillator application note dhvqfn14 NXP 74HCU04D 74HCU04D 74HCU04DB 74HCU04N 74HCU04PW
Text: 74HCU04 Hex inverter Rev. 3 — 16 September 2010 Product data sheet 1. General description The 74HCU04 is high-speed Si-gate CMOS devices and is pin compatible with low power Schottky TTL LSTTL . It is specified in compliance with JEDEC standard No. 7A.
|
Original
|
PDF
|
74HCU04
74HCU04
JESD22-A114F
JESD22-A115-A
OT27-1
74HCU04N
DIP14
74HCu04 oscillator application note
dhvqfn14
NXP 74HCU04D
74HCU04D
74HCU04DB
74HCU04N
74HCU04PW
|
Untitled
Abstract: No abstract text available
Text: HEF4070B-Q100 Quad 2-input EXCLUSIVE-OR gate Rev. 1 — 22 May 2014 Product data sheet 1. General description The HEF4070B-Q100 is a quad 2-input EXCLUSIVE-OR gate. The outputs are fully buffered for the highest noise immunity and pattern insensitivity to output impedance.
|
Original
|
PDF
|
HEF4070B-Q100
HEF4070B-Q100
AEC-Q100
|
74HC4024
Abstract: 4000B 74HC4024D 74HC4024DB 74HC4024N 74HC4024PW
Text: 74HC4024 7-stage binary ripple counter Rev. 4 — 29 September 2010 Product data sheet 1. General description The 74HC4024 is a high-speed Si-gate CMOS device and is pin compatible with the 4024 of the 4000B series. The 74HC4024 is specified in compliance with JEDEC
|
Original
|
PDF
|
74HC4024
74HC4024
4000B
74HC4024D
74HC4024DB
74HC4024N
74HC4024PW
|
Untitled
Abstract: No abstract text available
Text: 74HC107; 74HCT107 Dual JK flip-flop with reset; negative-edge trigger Rev. 3 — 18 November 2013 Product data sheet 1. General description The 74HC107; 74HCT107 is a dual negative edge triggered JK flip-flop featuring individual J and K inputs, clock CP and reset (R) inputs and complementary Q and Q
|
Original
|
PDF
|
74HC107;
74HCT107
74HCT107
HCT107
|
|
|
HEF4011UBT
Abstract: MS-012AB BAW62 HE4000B HEF4011UB HEF4011UBD HEF4011UBP
Text: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC • The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF4011UB gates Quadruple 2-input NAND gate
|
Original
|
PDF
|
HE4000B
HEF4011UB
HEF4011UB
OT27-1
050G04
MO-001AA
HEF4011UBT
MS-012AB
BAW62
HEF4011UBD
HEF4011UBP
|
HEF4082B
Abstract: HE4000B HEF4082BD HEF4082BP HEF4082BT MS-012AB MAX655
Text: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC • The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF4082B gates Dual 4-input AND gate Product specification
|
Original
|
PDF
|
HE4000B
HEF4082B
HEF4082B
HEF4082BP
14-lead
OT27-1)
HEF4082BD
HEF4082BT
MS-012AB
MAX655
|
74HC14 oscillator application note
Abstract: 74HC14 74HC14 oscillator application diagram 74HC14 application note 74HC14 so14 74HC14 DIP14 74HCT14 74hc14 philips 74hc14n equivalent 74HCT14N PHILIPS
Text: INTEGRATED CIRCUITS DATA SHEET 74HC14; 74HCT14 Hex inverting Schmitt trigger Product specification Supersedes data of 1997 Aug 26 2003 Oct 30 Philips Semiconductors Product specification Hex inverting Schmitt trigger 74HC14; 74HCT14 FEATURES DESCRIPTION • Applications:
|
Original
|
PDF
|
74HC14;
74HCT14
74HC14
74HCT14
SCA75
613508/03/pp23
74HC14 oscillator application note
74HC14 oscillator application diagram
74HC14 application note
74HC14 so14
74HC14 DIP14
74hc14 philips
74hc14n equivalent
74HCT14N PHILIPS
|
HEF4024BP
Abstract: HEF4024BT MO-001 HEF4024B QRD11 HEF4024BCN
Text: HEF4024B 7-stage binary counter Rev. 04 — 2 September 2009 Product data sheet 1. General description The HEF4024B is a 7-stage binary ripple counter with a clock input CP , and overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to
|
Original
|
PDF
|
HEF4024B
HEF4024B
HEF4024BP
HEF4024BT
MO-001
QRD11
HEF4024BCN
|
74F07A
Abstract: No abstract text available
Text: INTEGRATED CIRCUITS 74F06, 74F06A, 74F07, 74F07A Inverter/buffer drivers Product specification 1992 Jul24 IC15 Data Handbook Philips Semiconductors PHILIPS Philips Sem iconductors Product specification Hex inverter/buffer drivers open-collector K FEATURES OF 74F06, 74F07
|
OCR Scan
|
PDF
|
74F06,
74F06A,
74F07,
74F07A
Jul24
74F07
74F07A
|
74LV74
Abstract: No abstract text available
Text: IN TEG R A TED CIR C U ITS Philips Semiconductors PHILIPS PHILIPS Philips Semiconductors Product specification Dual D-type flip-flop with set and reset; positive edge-trigger 74LV74 FEATURES DESCRIPTION • Wide operating voltage: 1.0 to 5.5V The 74LV74 is a low-voltage Si-gate CMOS device and is pin and
|
OCR Scan
|
PDF
|
74LV74
74LV74
74HC/HCT74.
|
Untitled
Abstract: No abstract text available
Text: IN TEG R A TED CIR C U ITS 74LV27 Triple 3-input NOR gate Product specification 1997 Feb 03 IC24 Data Handbook Philips Semiconductors PHILIPS PHILIPS Philips Semiconductors Product specification Triple 3-input NOR gate 74LV27 FEATURES DESCRIPTION • Wide operating voltage: 1.0 to 5.5 V
|
OCR Scan
|
PDF
|
74LV27
74LV27
74HC/HCT27.
|
74LV393PW
Abstract: No abstract text available
Text: IN TEG R A TED CIR C U ITS Product specification 1997 Mar 04 IC24 Data Handbook Philips Semiconductors PHILIPS Philips Semiconductors Product specification Dual 4-bit binary ripple counter 74LV393 FEATURES DESCRIPTION • Wide operating voltage: 1.0 to 5.5V
|
OCR Scan
|
PDF
|
74LV393
74LV393
74HC/HCT393.
74LV393PW
|
74F125
Abstract: 74F126 N74F125D N74F125N N74F126D N74F126N
Text: Philips Sem iconductors Product specification Quad buffers 3-State 74F125, 74F126 FEATURE ORDERING INFORMATION • High im pedance NPN base inputs for reduced loading TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 74F125 5.0ns 23m A 74F126
|
OCR Scan
|
PDF
|
74F125
74F126
74F125,
74F126
14-pin
N74F125N,
N74F126N
N74F125D,
N74F126D
N74F125D
N74F125N
N74F126D
N74F126N
|
musical bell
Abstract: musical FREQUENCY DIVIDER 741 DIP14 PCD3311 PCD3311C PCD3311CP PCD3311CT PCD3312C PCD3312CP PCD3312CT
Text: Philips Semiconductors Product specification DTMF/modem/musical-tone generators CONTENTS 1 FEATURES 2 GENERAL DESCRIPTION 3 QUICK REFERENCE DATA 4 ORDERING INFORMATION 5 BLOCK DIAGRAM 6 PINNING INFORMATION 6.1 6.2 6.3 6.4 6.5 6.6 Pinning PCD3311 CP Pin description PCD3311CP
|
OCR Scan
|
PDF
|
PCD3311C;
PCD3312C
PCD3311
PCD3311CT
PCD3311C)
musical bell
musical FREQUENCY DIVIDER
741 DIP14
PCD3311C
PCD3311CP
PCD3311CT
PCD3312C
PCD3312CP
PCD3312CT
|
