marking Yk
Abstract: 2SD2228 T460 T540 X108 ST540
Text: ~r —S 7 • S/— h NEC S ilic o n T ra n s is to r Ì? f/ \ f7 2SD2228 n p n jl tf 2 S D 2 2 2 8 ÌÌ, t v ^ KM ^ f ï : mm • ^ - y ' r — i S X 'm ? V ÿ * î& V c E u a t , * m m L t , 7 J3 «t h^ l tz l V t . i 2.1 ± 0 .1 ^ - y K" 7 t > • X f
|
OCR Scan
|
PDF
|
2SD2228
2SD2228Ã
100mA,
iei-62O)
0956i22-
EH10992
24BfflflSfÃ
E-j484Ã
marking Yk
2SD2228
T460
T540
X108
ST540
|
SN74ALVCH16843
Abstract: LVCH16843 3268
Text: SN74ALVCH16843 18-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SC ES044-JULY 1995 description This 18-bit bus-interface D-type latch is designed for 2.3-V to 3.6-V Vqc operation. The SN74ALVCH16843 features 3-state outputs designed specifically for driving highly capacitive
|
OCR Scan
|
PDF
|
SN74ALVCH16843
18-BIT
SCES044-JULY
300-mll
unidirecti55
LVCH16843
3268
|
Untitled
Abstract: No abstract text available
Text: GAL16V8B GAL16V8A Lattice High Performance E2CMOS PLD FUNCTIONAL BLOCK DIAGRAM FEATURES • HIGH PERFORMANCE E*CMOS* TECHNOLOGY — 7.5 ns Maximum Propagation Delay — Fmax = 100 MHz — 5 ns Maximum from Clock Input to Data Output — TTL Compatible 24 mA Outputs
|
OCR Scan
|
PDF
|
GAL16V8B
GAL16V8A
GAL16V8B)
100ms)
|
Untitled
Abstract: No abstract text available
Text: ~r — S 7 • S / — h NEC S ilic o n T ra n s is to r Ì? f/ \ f7 2SD2228 n p n jl tf 2 S D 2 2 2 8 ÌÌ, t v ^ KM ^ f ï : mm • ^ - y ' r — i S X 'm ? V ÿ * î& V c E u a t , * m m L t , 7 J3 «t h^ l tz l V t . i 2.1 ± 0 .1 ^ - y K" 7 t > • X f
|
OCR Scan
|
PDF
|
2SD2228
044j533-
24USffl3Â
|