Untitled
Abstract: No abstract text available
Text: Preliminary Data Sheet July 1995 m A T& T Microelectronics DSP1605 Digital Signal Processor 1 Features 2 Description • For 5 V operation: — 25 ns instruction cycle time 40 MIPS — 30 ns instruction cycle time (33 MIPS) ■ For 3.3 V operation: — 31.25 ns instruction cycle time (32 MIPS)
|
OCR Scan
|
PDF
|
DSP1605
16-bit
36-bit
005002b
001bb5b
|
intel 4040
Abstract: DSP1605 5-4001 DB3C intel 4008 te 4017 tl 4013 540T2 motorola XT 1606 RM RSTB14
Text: Preliminary Data Sheet July 1995 £ 3 A TgT Microelectronics DSP1605 Digital Signal Processor • 1 Features 2 Description ■ For 5 V operation: — 25 ns instruction cycle time 40 MIPS — 30 ns instruction cycle time (33 MIPS) ■ For 3.3 V operation:
|
OCR Scan
|
PDF
|
16-bit
36-bit
intel 4040
DSP1605
5-4001
DB3C
intel 4008
te 4017
tl 4013
540T2
motorola XT 1606 RM
RSTB14
|
319S2
Abstract: 7C371-83 CY7C371 CY7C372 FLASH370
Text: CY7C371 !f CYPRESS UltraLogic 32-Macrocell Flash CPLD Features Functional Description • 32 macrocells in two logic blocks T he CY7C371 is a Flash erasable Com plex Program m able Logic D evice C PL D and is p a rt o f th e F l a s h 3 7 0 family o f high-density, high-speed CPLD s. Like all m em bers
|
OCR Scan
|
PDF
|
CY7C371
32-Macrocell
44-pin
CY7C372
CY7C371
Flash370
22V10
7C371Lâ
319S2
7C371-83
CY7C372
|