PA7536 |
|
Anachip
|
PEEL Array-TM Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7536 |
|
Integrated Circuit Technology
|
Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7536J-15 |
|
Anachip
|
4.5 to 5.5 V, speed 15=9 ns/15 ns tpd/tpdx programmable electrically erasable logic array |
|
Original |
PDF
|
PA7536J-15 |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7536J-15 |
|
Integrated Circuit Technology
|
CPLD, PA7536 Family, EECMOS Process, 40 Macro Cells, 40 Reg., 12 User I/Os, 5V Supply, 15 Speed Grade, 28LDCC |
|
Original |
PDF
|
PA7536J-15L |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7536JI-15 |
|
Anachip
|
4.5 to 5.5 V, speed 15=9 ns/15 ns tpd/tpdx programmable electrically erasable logic array |
|
Original |
PDF
|
PA7536JI-15 |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7536JI-15 |
|
Integrated Circuit Technology
|
CPLD, PA7536 Family, EECMOS Process, 40 Macro Cells, 40 Reg., 12 User I/Os, 5V Supply, 15 Speed Grade, 28LDCC |
|
Original |
PDF
|
PA7536JI-15L |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7536P-15 |
|
Anachip
|
4.5 to 5.5 V, speed 15=9 ns/15 ns tpd/tpdx programmable electrically erasable logic array |
|
Original |
PDF
|
PA7536P-15 |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7536P-15 |
|
Integrated Circuit Technology
|
CPLD, PA7536 Family, EECMOS Process, 40 Macro Cells, 40 Reg., 12 User I/Os, 5V Supply, 15 Speed Grade, 28DIP |
|
Original |
PDF
|
PA7536P-15L |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
|
PA7536PI-15 |
|
Anachip
|
4.5 to 5.5 V, speed 15=9 ns/15 ns tpd/tpdx programmable electrically erasable logic array |
|
Original |
PDF
|
PA7536PI-15 |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7536PI-15 |
|
Integrated Circuit Technology
|
CPLD, PA7536 Family, EECMOS Process, 40 Macro Cells, 40 Reg., 12 User I/Os, 5V Supply, 15 Speed Grade, 28DIP |
|
Original |
PDF
|
PA7536PI-15L |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7536S-15 |
|
Anachip
|
4.5 to 5.5 V, speed 15=9 ns/15 ns tpd/tpdx programmable electrically erasable logic array |
|
Original |
PDF
|
PA7536S-15 |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|