Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    /CY7C1168V18/ Search Results

    SF Impression Pixel

    /CY7C1168V18/ Price and Stock

    Rochester Electronics LLC CY7C1168V18-400BZXC

    IC SRAM 18MBIT PARALLEL 165FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY7C1168V18-400BZXC Tray 583 7
    • 1 -
    • 10 $43.7
    • 100 $43.7
    • 1000 $43.7
    • 10000 $43.7
    Buy Now

    Rochester Electronics LLC CY7C1168V18-375BZXC

    IC SRAM 18MBIT PAR 165FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY7C1168V18-375BZXC Tray 236 6
    • 1 -
    • 10 $57.78
    • 100 $57.78
    • 1000 $57.78
    • 10000 $57.78
    Buy Now

    Rochester Electronics LLC CY7C1168V18-400BZC

    IC SRAM 18MBIT PARALLEL 165FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY7C1168V18-400BZC Tray 219 6
    • 1 -
    • 10 $52.63
    • 100 $52.63
    • 1000 $52.63
    • 10000 $52.63
    Buy Now

    Rochester Electronics LLC CY7C1168V18-375BZC

    IC SRAM 18MBIT PAR 165FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY7C1168V18-375BZC Tray 96 8
    • 1 -
    • 10 $38.5
    • 100 $38.5
    • 1000 $38.5
    • 10000 $38.5
    Buy Now

    Infineon Technologies AG CY7C1168V18-375BZC

    IC SRAM 18MBIT PAR 165FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY7C1168V18-375BZC Tray 136
    • 1 -
    • 10 -
    • 100 -
    • 1000 $36.83456
    • 10000 $36.83456
    Buy Now

    /CY7C1168V18/ Datasheets (3)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    CY7C1168V18 Cypress Semiconductor 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Original PDF
    CY7C1168V18-375BZC Cypress Semiconductor 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Original PDF
    CY7C1168V18-400BZC Cypress Semiconductor 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Original PDF